

Standard 2K x 8 SRAM**Features**

- 2048 x 8 bit static CMOS RAM
- 70 and 85 ns Access Times
- Common data inputs and data outputs
- Three-state outputs
- Typ. operating supply current
 70 ns: 30 mA
 85 ns: 28 mA
- Data retention current at 3 V:
 < 10 μ A (standard)
- Standby current standard < 30 μ A
- Standby current low power (L)
 < 5 μ A
- Standby current for L-version at
 25 °C and 5 V: typ. 50 nA
- TTL/CMOS-compatible
- Automatical reduction of power-dissipation in long Read or Write cycles
- Power supply voltage 5 V
- Operating temperature ranges
 0 to 70 °C
 -40 to 85 °C
- CECC 90000 Quality Standard

- ESD protection > 2000 V
(MIL STD 883C M3015.7)
- Latch-up immunity >100 mA
- Packages: PDIP24 (600 mil)
SOP24 (300 mil)

Description

The U6216A is a static RAM manufactured using a CMOS process technology with the following operating modes:


- | | |
|---------|------------------|
| - Read | - Standby |
| - Write | - Data Retention |

The memory array is based on a 6-transistor cell.

The circuit is activated by the falling edge of \bar{E} . The address and control inputs open simultaneously. According to the information of \bar{W} and \bar{G} , the data inputs, or outputs, are active. During the active state $\bar{E} = L$ each address change leads to a new Read or Write cycle. In a Read cycle, the data outputs are activated by the falling edge of \bar{G} , afterwards the data word read will

be available at the outputs DQ0 - DQ7. After the address change, the data outputs go High-Z until the new information read is available. The data outputs have no preferred state. If the memory is driven by CMOS levels in the active state, and if there is no change of the address, data input and control signals \bar{W} or \bar{G} , the operating current ($I_O = 0$ mA) drops to the value of the operating current in the Standby mode. The Read cycle is finished by the falling edge of \bar{W} , or by the rising edge of \bar{E} , respectively.

Data retention is guaranteed down to 2 V. With the exception of \bar{E} , all inputs consist of NOR gates, so that no pull-up/pull-down resistors are required.

Pin Configuration


Top View

Pin Description

Signal Name	Signal Description
A0 - A10	Address Inputs
DQ0 - DQ7	Data In/Out
\bar{E}	Chip Enable
\bar{G}	Output Enable
\bar{W}	Write Enable
VCC	Power Supply Voltage
VSS	Ground

U6216A

Block Diagram



Truth Table

Operating Mode	\bar{E}	\bar{W}	\bar{G}	DQ0 - DQ7
Standby/not selected	H	*	*	High-Z
Internal Read	L	H	H	High-Z
Read	L	H	L	Data Outputs Low-Z
Write	L	L	*	Data Inputs High-Z

* H or L

Characteristics

All voltages are referenced to $V_{SS} = 0$ V (ground).

All characteristics are valid in the power supply voltage range and in the operating temperature range specified.

Dynamic measurements are based on a rise and fall time of ≤ 5 ns, measured between 10 % and 90 % of V_I , as well as input levels of $V_{IL} = 0$ V and $V_{IH} = 3$ V. The timing reference level of all input and output signals is 1.5 V, with the exception of the t_{dis} -times and $t_{t(OX)}$, in which cases transition is measured ± 200 mV from steady-state voltage.

Maximum Ratings	Symbol	Min.	Max.	Unit
Power Supply Voltage	V_{CC}	-0.5	7	V
Input Voltage	V_I	-0.5	$V_{CC} + 0.5$	V
Output Voltage	V_O	-0.5	$V_{CC} + 0.5$	V
Power Dissipation	P_D		1	W
Operating Temperature	C-Type K-Type	T_a -40	70 85	$^{\circ}C$
Storage Temperature	T_{stg}	-55	125	$^{\circ}C$


Recommended Operating Conditions	Symbol	Conditions	Min.	Max.	Unit
Power Supply Voltage	V _{CC}		4.5	5.5	V
Data Retention Voltage	V _{CC(DR)}		2.0		V
Input Low Voltage*	V _{IL}		-0.3	0.8	V
Input High Voltage	V _{IH}		2.2	V _{CC} + 0.3	V

* -1 V at Pulse Width 50 ns

Electrical Characteristics	Symbol	Conditions	Min.	Max.	Unit
Supply Current - Operating Mode	I _{CC(OP)}	V _{CC} = 5.5 V V _{IL} = 0.8 V V _{IH} = 2.2 V t _{cW} = 70 ns = 85 ns		50 45	mA mA
Supply Current - Standby Mode (CMOS level) Standard Low Power (L)	I _{CC(SB)}	V _{CC} = 5.5 V V _(E) = V _{CC} - 0.2 V		30 5	μA μA
Supply Current - Standby Mode (TTL level)	I _{CC(SB)1}	V _{CC} = 5.5 V V _(E) = 2.2 V		3	mA
Supply Current - Data Retention Mode (Standard)	I _{CC(DR)}	V _{CC(DR)} = 3 V = 2 V V _(E) = V _{CC(DR)} - 0.2 V		10 5	μA μA
Output High Voltage	V _{OH}	V _{CC} = 4.5 V I _{OH} = -1.0 mA	2.4		V
Output Low Voltage	V _{OL}	V _{CC} = 4.5 V I _{OL} = 4.0 mA		0.4	V
Input High Leakage Current	I _{IH}	V _{CC} = 5.5 V V _{IH} = 5.5 V		2	μA
Input Low Leakage Current	I _{IL}	V _{CC} = 5.5 V V _{IL} = 0 V	-2		μA
Output High Current	I _{OH}	V _{CC} = 4.5 V V _{OH} = 2.4 V		-1	mA
Output Low Current	I _{OL}	V _{CC} = 4.5 V V _{OL} = 0.4 V	4		mA
Output Leakage Current High at Three-State Outputs	I _{OHZ}	V _{CC} = 5.5 V V _{OH} = 5.5 V		2	μA
Low at Three-State Outputs	I _{OLZ}	V _{CC} = 5.5 V V _{OL} = 0 V	-2		μA

Switching Characteristics	Symbol		Min.		Max.		Unit
	Alt.	IEC	07	08	07	08	
Time to Output in Low-Z	t_{LZ}	$t_{t(QX)}$	5	5	10	10	ns
Cycle Time Write Cycle Time Read Cycle Time	t_{WC} t_{RC}	t_{cW} t_{cR}	70 70	85 85			ns ns
Access Time \bar{E} LOW to Data Valid \bar{G} LOW to Data Valid Address to Data Valid	t_{ACE} t_{OE} t_{AA}	$t_{a(E)}$ $t_{a(G)}$ $t_{a(A)}$			70 35 70	85 45 85	ns ns ns
Pulse Widths Write Pulse Width Chip Enable to End of Write	t_{WP} t_{CW}	$t_{w(W)}$ $t_{w(E)}$	40 45	50 55			ns ns
Setup Times Address Setup Time Chip Enable to End of Write Write Pulse Width Data Setup Time	t_{AS} t_{CW} t_{WP} t_{DS}	$t_{su(A)}$ $t_{su(E)}$ $t_{su(W)}$ $t_{su(D)}$	0 45 40 30	0 55 50 30			ns ns ns ns
Data Hold Time Address Hold from End of Write	t_{DH} t_{AH}	$t_{h(D)}$ $t_{h(A)}$	0 0	0 0			ns ns
Output Hold Time from Address Change	t_{OH}	$t_{v(A)}$	5	5			ns
\bar{E} HIGH to Output in High-Z \bar{W} LOW to Output in High-Z \bar{G} HIGH to Output in High-Z	t_{HZCE} t_{HZWE} t_{HZE}	$t_{dis(E)}$ $t_{dis(W)}$ $t_{dis(G)}$	0 0 0	0 0 0	30 25 30	30 30 30	ns ns ns

Data Retention Mode



$$V_{CC(DR)} - 0.2 V \leq V_{\bar{E}(DR)} \leq V_{CC(DR)} + 0.3 V$$


Chip Deselect to Data Retention Time

 t_{DR} : min 0 ns

Operating Recovery Time

 t_{rec} : min t_{cR}

Test Configuration for Functional Check



¹⁾ In measurement of $t_{dis(E)}$, $t_{dis(W)}$, $t_{dis(G)}$, $t_{t(QX)}$ the capacitance is 5 pF.

Capacitance	Conditions	Symbol	Min.	Max.	Unit
Input Capacitance	$V_{CC} = 5.0 \text{ V}$ $V_I = V_{SS}$	C_I		7	pF
Output Capacitance	$f = 1 \text{ MHz}$ $T_a = 25^\circ\text{C}$	C_O		7	pF

All pins not under test must be connected with ground by capacitors.

IC Code Numbers

Example

Typ

Package

$$D = PDIP$$

Operating Temperature Range


Operating Temp

$T = 0 \text{ to } 70^\circ\text{C}$


The figure shows a timing diagram for the U6216A device. The vertical axis is labeled "Power Consumption" with two levels: "Standard" (top) and "L = Low Power" (bottom). The horizontal axis is labeled "Access Time". There are four logic signals: U6216A, D, K, and L. The U6216A signal is at Standard power for the first half of the access time and drops to L (Low Power) for the second half. The D signal is at Standard power for the first half and drops to L for the second half. The K signal is at Standard power for the first half and drops to L for the second half. The L signal is at Standard power for the first half and drops to L for the second half. A bracket below the D, K, and L signals is labeled "ture Range".



The date of manufacture is given by the 4 last digits of the mark, the first 2 digits indicating the year, and the last 2 digits the calendar week.

Read Cycle 1 (during Read cycle : $\overline{E} = \overline{G} = V_{IL}$, $\overline{W} = V_{IH}$)




Read Cycle 2 (during Read cycle: $\overline{W} = V_{IH}$)



Write Cycle1 (\bar{W} -controlled)Write Cycle 2 (\bar{E} -controlled)

undefined



L- or H-level





Zentrum Mikroelektronik Dresden

Memory Products 1998

Standard 2K x 8 SRAM U6216A

LIFE SUPPORT POLICY

ZMD products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the ZMD product could create a situation where personal injury or death may occur. Components used in life-support devices or systems must be expressly authorized by ZMD for such purpose.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Zentrum Mikroelektronik Dresden GmbH

Grenzstraße 28 • D-01109 Dresden • P. O. B. 80 01 34 • D-01101 Dresden • Germany

Phone: +49 351 88 22-3 06 • Fax: +49 351 88 22-3 37 • Email: sales@zmd.de

Internet Web Site: <http://www.zmd.de>