

**Power Products Division***Advance Information***3-PHASE BRIDGE DRIVER**


The MPIC2130 is a high voltage, high speed, power MOSFET and IGBT driver with three independent high side and low side referenced output channels for 3-Phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with 5 V CMOS or LSTTL outputs. A ground referenced operational amplifier provides an analog feedback of bridge current via an external current sense resistor. A current trip function which terminates all six outputs is also derived from this resistor. An open drain FAULT signal is provided to indicate that an over-current or undervoltage shutdown has occurred. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications.

The floating channels can be used to drive N-channel power MOSFET or IGBT's in the high side configuration which operate from 10 to 600 volts.


- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for All Channels
- Over-current Shut Down Turns Off All Six Drivers
- Independent Half-bridge Drivers
- Matched Propagation Delay for All Channels
- Outputs Out of Phase with Inputs

**PRODUCT SUMMARY**

$V_{\text{OFFSET}}$	600 V MAX
$I_{\text{O+/-}}$	200 mA/420 mA
$V_{\text{OUT}}$	10 – 20 V
$t_{\text{on/off}}$ (typical)	675 & 425 ns
Deadtime (typical)	2.5 $\mu$ s

**MPIC2130****3-PHASE  
BRIDGE DRIVER**

**P SUFFIX**  
PLASTIC PACKAGE  
CASE 710-02




**FN SUFFIX**  
PLASTIC PACKAGE  
CASE 462-01

**ORDERING INFORMATION**

Device	Package
MPIC2130P	PDIP
MPIC2130FN	PLCC

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## SIMPLIFIED BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to  $V_{SS}$ . The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating	Symbol	Min	Max	Unit
High Side Floating Absolute Voltage	$V_{B1,2,3}$	-0.3	625	$V_{DC}$
High Side Floating Supply Offset Voltage	$V_{S1,2,3}$	$V_{B1,2,3}-25$	$V_{B1,2,3}+0.3$	
High Side Floating Output Voltage	$V_{HO1,2,3}$	$V_{S1,2,3}-0.3$	$V_{B1,2,3}+0.3$	
Fixed Supply Voltage	$V_{CC}$	-0.3	25	
Low Side Driver Return	$V_{SO}$	$V_{CC}-0.3$	$V_{CC}+0.3$	
Low Side Output Voltage	$V_{LO1,2,3}$	$V_{SO}-0.3$	$V_{CC}+0.3$	
Logic Input Voltage (HIN-, LIN-, & ITRIP)	$V_{IN}$	-0.3	$V_{CC}+0.3$	
Fault Output Voltage	FAULT-	-0.3	$V_{CC}+0.3$	
Amplifier Output Voltage	CAO	-0.3	$V_{CC}+0.3$	
Amplifier Inverting Input Voltage	CA-	-0.3	$V_{CC}+0.3$	
Allowable Offset Supply Voltage Transient	$dV_S/dt$	-	50	V/ns
*Package Power Dissipation @ $T_A \leq +25^\circ C$	$P_D$	-	1.5	Watt
Operating and Storage Temperature	$T_j, T_{stg}$	-55	150	$^\circ C$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	-	83	$^\circ C/W$
Lead Temperature for Soldering Purposes, 10 seconds	$T_L$	-	260	$^\circ C$

**RECOMMENDED OPERATING CONDITIONS**

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  offset rating is tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	$V_{B1,2,3}$	$V_{S1,2,3}+10$	$V_{S1,2,3}+20$	V
High Side Floating Supply Offset Voltage	$V_{S1,2,3}$	Note 1	$V_{SO}+600$	V
High Side Floating Output Voltage	$V_{HO1,2,3}$	$V_{S1,2,3}$	$V_{B1,2,3}$	V
Fixed Supply Voltage	$V_{CC}$	10	20	V
Low Side Driver Return	$V_{SO}$	-5	5	V
Low Side Output Voltage	$V_{LO1,2,3}$	$V_{SO}$	$V_{CC}$	V
Logic Input Voltage (HIN-, LIN-, & ITRIP)	$V_{IN}$	$V_{SS}$	5	V
Fault Output Voltage	FAULT-	$V_{SS}$	$V_{CC}$	V
Amplifier Output Voltage	CAO	$V_{SS}$	5	V
Amplifier Inverting Input Voltage	CA-	$V_{SS}$	5	V
Ambient Temperature	$T_A$	-40	125	°C

Note 1: Logic operational for  $V_S$  of -5 V to +600 V. Logic state held for  $V_S$  of  $V_{SO}-5$  V to  $V_{SO}-V_{BS}$ .

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**STATIC ELECTRICAL CHARACTERISTICS**

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS1,2,3}$ ) = 15 V and  $V_{SO} = V_{SS}$  unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all six channels (HS1,2,3 & LS1,2,3). The  $V_O$  and  $I_O$  parameters are referenced to  $V_{SO1,2,3}$  and are applicable to the respective output leads: HO1,2,3 or LO1,2,3.

Logic "0" Input Voltage (OUT = LO)	$V_{IH}$	2.2	—	—	V
Logic "1" Input Voltage (OUT = HI)	$V_{IL}$	—	—	0.8	V
ITRIP Input Positive Going Threshold	$V_{IT,TH+}$	400	—	580	mV
High Level Output Voltage, $V_{BIAS}-V_O$ @ $V_{IN} = 0$ V, $I_O = 0$ A	$V_{OH}$	—	—	100	mV
Low Level Output Voltage, $V_O$ @ $V_{IN} = 5$ V, $I_O = 0$ A	$V_{OL}$	—	—	100	mV
Offset Supply Leakage Current @ $V_{B1,2,3} = V_{S1,2,3} = 600$ V	$I_{LK}$	—	—	50	$\mu\text{A}$
Quiescent $V_{BS}$ Supply Current @ $V_{IN} = 0$ V or 5 V	$I_{QBS}$	—	15	30	$\mu\text{A}$
Quiescent $V_{CC}$ Supply Current @ $V_{IN} = 0$ V or 5 V	$I_{QCC}$	—	3.0	4.0	mA
Logic "1" Input Bias Current (OUT = HI) @ $V_{IN} = 0$ V	$I_{IN+}$	—	400	500	$\mu\text{A}$
Logic "0" Input Bias Current (OUT = LO) @ $V_{IN} = 5$ V	$I_{IN-}$	—	200	320	$\mu\text{A}$
"High" ITRIP Bias Current @ ITRIP = 5 V	$I_{TRIP+}$	—	75	150	$\mu\text{A}$
"Low" ITRIP Bias Current @ ITRIP = 0 V	$I_{TRIP-}$	—	—	100	nA
$V_{BS}$ Supply Undervoltage Positive Going Threshold	$V_{BSUV+}$	8.0	—	9.2	V
$V_{BS}$ Supply Undervoltage Negative Going Threshold	$V_{BSUV-}$	7.6	—	8.8	V
$V_{CC}$ Supply Undervoltage Positive Going Threshold	$V_{CCUV+}$	8.3	—	9.7	V
$V_{CC}$ Supply Undervoltage Negative Going Threshold	$V_{CCUV-}$	8.0	—	9.4	V
FAULT – Low On Resistance	$R_{on,FLT}$	—	55	75	$\Omega$
Output High Short Circuit Pulsed Current @ $V_{out} = 0$ V, $V_{in} = 0$ V, $PW \leq 10$ $\mu\text{s}$	$I_{O+}$	200	250	—	mA
Output Low Short Circuit Pulsed Current @ $V_{out} = 15$ V, $V_{in} = 5$ V, $PW \leq 10$ $\mu\text{s}$	$I_{O-}$	420	500	—	mA
Amplifier Input Offset Voltage @ $V_{SO} = CA- = 0.2$	$V_{OS}$	—	—	30	mV
CA- Input Bias Current @ $CA- = 2.5$ V	$I_{CA-}$	—	—	4.0	nA
Amplifier Common Mode Rejection Ratio @ $V_{SO} = CA- = 0.1$ V & 5 V	CMRR	60	80	—	dB

## MPIC2130


### ELECTRICAL CHARACTERISTICS (continued) ( $T_A = 25^\circ\text{C}$ unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>STATIC ELECTRICAL CHARACTERISTICS</b>					
$V_{\text{BIAS}} (V_{\text{CC}}, V_{\text{BS1,2,3}}) = 15\text{ V}$ and $V_{\text{SO}} = V_{\text{SS}}$ unless otherwise specified. The $V_{\text{IN}}$ , $V_{\text{TH}}$ and $I_{\text{IN}}$ parameters are referenced to $V_{\text{SS}}$ and are applicable to all six channels (HS1,2,3 & LS1,2,3). The $V_{\text{O}}$ and $I_{\text{O}}$ parameters are referenced to $V_{\text{SO1,2,3}}$ and are applicable to the respective output leads: HO1,2,3 or LO1,2,3.					
Amplifier Power Supply Rejection Ratio @ $V_{\text{SO}} = \text{CA--} = 0.2\text{ V}$ , $V_{\text{CC}} = 10 \text{ \& } 20\text{ V}$	PSRR	55	75	—	dB
Amplifier High Level Output Voltage @ $\text{CA--} = 0\text{ V}$ , $V_{\text{SO}} = 1\text{ V}$	$V_{\text{OH,Amp}}$	5.0	—	5.4	V
Amplifier Low Level Output Voltage @ $\text{CA--} = 1\text{ V}$ , $V_{\text{SO}} = 0\text{ V}$	$V_{\text{OL,Amp}}$	—	—	20	mV
Amplifier Output Source Current @ $\text{CA--} = 0\text{ V}$ , $V_{\text{SO}} = 1\text{ V}$ , $\text{CAO} = 4\text{ V}$	$I_{\text{SRC,Amp}}$	2.3	4.0	—	mA
Amplifier Output Sink Current @ $\text{CA--} = 1\text{ V}$ , $V_{\text{SO}} = 0\text{ V}$ , $\text{CAO} = 2\text{ V}$	$I_{\text{SNK,Amp}}$	1.0	2.1	—	mA
Amplifier Output High Short Circuit Current @ $\text{CA--} = 1\text{ V}$ , $V_{\text{SO}} = 5\text{ V}$ , $\text{CAO} = 0\text{ V}$	$I_{\text{O+,Amp}}$	—	4.5	6.5	mA
Amplifier Output Low Short Circuit Current @ $\text{CA--} = 5\text{ V}$ , $V_{\text{SO}} = 0\text{ V}$ , $\text{CAO} = 5\text{ V}$	$I_{\text{O-,Amp}}$	—	3.2	5.2	mA

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>DYNAMIC ELECTRICAL CHARACTERISTICS</b>					
$V_{\text{BIAS}} (V_{\text{CC}}, V_{\text{BS1,2,3}}) = 15\text{ V}$ , $V_{\text{SO1,2,3}} = V_{\text{SS}}$ and $C_L = 1000\text{ pF}$ unless otherwise specified. $T_A = 25^\circ\text{C}$ .					
Turn-On Propagation Delay @ $V_{\text{IN}} = 0 \text{ \& } 5\text{ V}$ , $V_{\text{S1,2,3}} = 0\text{ V to } 600\text{ V}$	$t_{\text{on}}$	500	675	850	ns
Turn-Off Propagation Delay @ $V_{\text{IN}} = 0 \text{ \& } 5\text{ V}$ , $V_{\text{S1,2,3}} = 0\text{ V to } 600\text{ V}$	$t_{\text{off}}$	300	425	550	ns
Turn-On Rise Time @ $V_{\text{IN}} = 0 \text{ \& } 5\text{ V}$ , $V_{\text{S1,2,3}} = 0\text{ V to } 600\text{ V}$	$t_r$	—	80	125	ns
Turn-Off Fall Time @ $V_{\text{IN}} = 0 \text{ \& } 5\text{ V}$ , $V_{\text{S1,2,3}} = 0\text{ V to } 600\text{ V}$	$t_f$	—	35	55	ns
ITRIP to Output Shutdown Propagation Delay @ $V_{\text{IN}}$ , $V_{\text{ITRIP}} = 0 \text{ \& } 5\text{ V}$	$t_{\text{itrip}}$	400	—	920	ns
ITRIP Blanking Time @ $\text{ITRIP} = 1\text{ V}$	$t_{\text{bl}}$	—	400	—	ns
ITRIP to FAULT— Propagation Delay @ $V_{\text{IN}}$ , $V_{\text{ITRIP}} = 0 \text{ \& } 5\text{ V}$	$t_{\text{flt}}$	335	—	845	ns
Input Filter Time (all six inputs) @ $V_{\text{IN}} = 0 \text{ \& } 5\text{ V}$	$t_{\text{flt,in}}$	—	310	—	ns
LIN1,2,3 to FAULT Clear Time @ $V_{\text{IN}}$ , $V_{\text{ITRIP}} = 0 \text{ \& } 5\text{ V}$	$t_{\text{fltclr}}$	6.0	—	12	$\mu\text{s}$
Deadtime, LS Turn-Off to HS Turn-On & HS Turn-Off to LS Turn-On @ $V_{\text{IN}} = 0 \text{ \& } 5\text{ V}$	DT	1.3	—	3.7	$\mu\text{s}$
Amplifier Slew Rate (Positive)	SR+	4.4	6.2	—	$\text{V}/\mu\text{s}$
Amplifier Slew Rate (Negative)	SR—	2.4	3.2	—	$\text{V}/\mu\text{s}$


### TYPICAL CONNECTION



## PINOUT ASSIGNMENTS



28 LEAD DIP



44 LEAD PLCC w/o 12 LEADS

IR2131

IR2131J

## LEAD DEFINITIONS

Symbol	Lead Description
HIN1,2,3	Logic Inputs for High Side Gate Driver Outputs (HO1,2,3), Out of Phase
LIN1,2,3	Logic Inputs for Low Side Gate Driver Outputs (LO1,2,3), Out of Phase
FAULT–	Indicates Over–current, or Undervoltage Lockout (Low Side) has Occurent, Negative Logic
V <sub>CC</sub>	Logic and Low Side Fixed Supply
ITRIP	Input for Over–current Shut Down
CAO	Output of Current Amplifier
CA–	Negative Input of Current Amplifier
V <sub>SS</sub>	Logic Ground
V <sub>B1,2,3</sub>	High Side Floating Supplies
HO1,2,3	High Side Gate Drive Outputs
V <sub>S1,2,3</sub>	High Side Floating Supply Returns
LO1,2,3	Low Side Gate Drive Outputs
V <sub>SO</sub>	Low Side Return, Positive Input of Current Amplifier




Figure 1. Input / Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions







Figure 4. Overcurrent Shutdown Waveform Definitions

## PACKAGE DIMENSIONS




## NOTES:

- DATUMS L, M, AND N DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM T, SEATING PLANE.
- DIMENSION R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.25 (0.010) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.30 (0.012). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.94 (0.037). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.64 (0.025).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.685	0.695	17.40	17.65
B	0.685	0.695	17.40	17.65
C	0.165	0.180	4.20	4.57
E	0.090	0.120	2.29	3.04
F	0.013	0.021	0.33	0.53
G	0.500 BSC		12.70 BSC	
H	0.026	0.032	0.66	0.81
J	0.020	---	0.51	---
K	0.025	---	0.64	---
R	0.650	0.656	16.51	16.66
U	0.650	0.656	16.51	16.66
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.048	1.07	1.21
Y	---	0.020	---	0.50
Z	2°	10°	2°	10°
G1	0.590	0.630	14.99	16.00
K1	0.060	---	1.52	---
Z1	2°	10°	2°	10°

**CASE 462-01  
ISSUE O**

## PACKAGE DIMENSIONS




## NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

CASE 710-02  
ISSUE B

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## How to reach us:

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

**MFAX:** RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609

**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

**ASIAPACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

